



1/7



(FBC CELL PORTION)


FIG. 1



(FBC PERIPHERY CIRCUIT PORTION)


FIG. 2

2/7



(CELL PORTION)


FIG. 3



(PERIPHERY CIRCUIT PORTION)


FIG. 4

3/7



(CELL PORTION)


FIG. 5



(PERIPHERY CIRCUIT PORTION)


FIG. 6

4/7



(CELL PORTION)


FIG. 7



(PERIPHERY CIRCUIT PORTION)


FIG. 8

5/7



(CELL PORTION)


FIG. 9



(PERIPHERY CIRCUIT PORTION)


FIG. 10

6/7



(PLAN VIEW OF FBC MEMORY)

FIG. 11



(SECTIONAL VIEW OF FBC MEMORY)

FIG. 12



(FBC PERIPHERY CIRCUIT PORTION)

FIG. 14